

Galvanically isolated 4 A dual gate driver



Product status link

[STGAP2HD](#)

Product label



Features

- Driver current capability: 4 A sink/source @ 25 °C
- 100 V/ns Common Mode Transient Immunity (CMTI)
- Overall input-output propagation delay: 75 ns
- Separate sink and source option for easy gate driving configuration
- 4 A Miller CLAMP
- UVLO function
- Configurable interlocking function
- Dedicated $\overline{SD}$ and $\overline{BRAKE}$ pins
- Gate driving voltage up to 26 V
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Temperature shutdown protection
- Standby function
- Wide Body SO-36W
- Galvanic isolation IEC 60747-17 certified, UL 1577 recognized
 - Maximum Repetitive Isolation Voltage $V_{IORM} = 1.2 \text{ kV}_{PEAK}$
 - Transient Overvoltage $V_{IOTM} = 5.0 \text{ kV}_{PEAK}$
 - Isolation voltage $V_{ISO} = 3.5 \text{ kV}_{RMS}$

Application

- Motor driver for industrial drives, factory automation, home appliances and fans
- 600/1200 V inverters
- Battery chargers
- Induction heating
- Welding
- UPS
- Power supply units
- DC-DC converters
- Power Factor Correction

Description

The **STGAP2HD** is a dual gate driver which provides galvanic isolation between each gate driving channel and the low voltage control and interface circuitry.


The gate driver is characterized by 4 A current capability and rail-to-rail outputs, making it suitable for mid and high power applications such as power conversion and industrial motor driver inverters. The separated output pins allow to independently optimize turn-on and turn-off by using dedicated gate resistors, while the Miller CLAMP function allows avoiding gate spikes during fast commutations in half-bridge topologies.

The device integrates protection functions: dedicated $\overline{\text{SD}}$ and $\overline{\text{BRAKE}}$ pins are available, UVLO and thermal shutdown are included to easily design high reliability systems. In half-bridge topologies the interlocking function prevents outputs from being high at the same time, avoiding shoot-through conditions in case of wrong logic input commands. The interlocking function can be disabled by a dedicated configuration pin, so to allow independent and parallel operation of the two channels. The input to output propagation delay results are contained within 75 ns, providing high PWM control accuracy.

A standby mode is available in order to reduce idle power consumption.

1 Block diagram

Figure 1. Block diagram



2 Pin description and connection diagram

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin number	Pin name	Type	Function
6	VDD	Power supply	Control logic supply voltage.
7	INA	Logic input	Control logic input for Channel A, active high.
8	INB	Logic input	Control logic input for Channel B, active high.
9	SD	Logic input	Shutdown input, active low.
10	BRAKE	Logic input	Control logic input, active low.
11	iLOCK	Analog input	Interlocking enable/disable.
13	GND	Power supply	Control logic ground.
20	VH_B	Power supply	Channel B gate driving positive supply.
22	GON_B	Analog output	Channel B source output.
25	CLAMP_B	Analog output	Channel B Miller Clamp.
23	GOFF_B	Analog output	Channel B sink output.
24	GNDISO_B	Power supply	Channel B gate driving isolated ground.
30	VH_A	Power supply	Channel A gate driving positive supply.
31	GON_A	Analog output	Channel A source output.
33	CLAMP_A	Analog output	Channel A Miller Clamp.
32	GOFF_A	Analog output	Channel A sink output.
34, 35	GNDISO_A ⁽¹⁾	Power supply	Channel A gate driving isolated ground.
1, 2, 3, 4, 5, 12, 14, 15, 16, 17, 18	N.C.	Not connected.	

1. Both GNDISO_A pins must be connected and shorted together.

3 Electrical data

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND	-	-0.3	6.5	V
V _{LOGIC}	Logic pins voltage vs. GND	-	-0.3	6.5	V
iLOCK	Interlocking Enable vs. GND	-	-0.3	VDD + 0.3	V
VH _x	Positive supply voltage (VH _x vs GNDISO _x)	-	-0.3	28	V
V _{OUT}	Voltage on gate driver outputs (GON _x , GOFF _x , CLAMP _x vs GNDISO _x)	-	-0.3	VH _x + 0.3	V
T _J	Junction temperature	-	-40	150	°C
T _{stg}	Storage temperature	-	-50	150	°C
ESD	HBM (human body model)	-	2		kV

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit
R _{th(JA)}	Thermal resistance junction to ambient	SO-36W	52	°C/W

3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND	-	3.1	5.5	V
V _{LOGIC}	Logic pins voltage vs. GND	-	0	5.5	V
iLOCK	Interlocking Enable vs. GND	-	0	VDD	V
VH _x	Positive supply voltage (VH _x vs. GNDISO _x)	-		26	V
GNDISO _{A-B} ⁽¹⁾	Floating grounds differential voltage (GNDISO _A - GNDISO _B)	-	-1700	+1700	V
V _{IORM}	Primary to secondary ground	-	-1200	+1200	V

Symbol	Parameter	Test conditions	Min.	Max.	Unit
	(GND - GNDISO_A); (GND - GNDISO_B)				
F_{SW}	Maximum switching frequency ⁽²⁾	-		1	MHz
t_{OUT}	Output pulse width (GON_x, GOFF_x vs GNDISO_x)	-	100		ns
T_J	Operating junction temperature	-	-40	125	°C
T_{amb}	Ambient temperature	-	-40	125	°C

1. Characterization data, 1200 V max. tested in production.
2. Actual limit depends on power dissipation and T_J .

4 Electrical characteristics

Testing conditions: $T_J = 25\text{ }^{\circ}\text{C}$, $V_{H_x} = 15\text{ V}$, $V_{DD} = 5\text{ V}$ unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Pin	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Dynamic characteristics							
t_{Don}	INA, INB, $\overline{SD}$, BRAKE	Input to output propagation delay ON	See Figure 10	50	75	90	ns
t_{Doff}	INA, INB, $\overline{SD}$, BRAKE	Input to output propagation delay OFF	See Figure 10	50	75	90	ns
t_r		Rise time	$C_L = 4.7\text{ nF}$		30		ns
t_f		Fall time	See Figure 10		30		ns
MT		Matching time ⁽¹⁾	-			20	ns
$t_{degitch}$	INA, INB, $\overline{SD}$, BRAKE	Inputs deglitch filter	-		20	40	ns
CMTI ⁽²⁾		Common-mode transient immunity, $ dVISO/dt $	$V_{CM} = 1500\text{ V}$ see Figure 11	100			V/ns
Supply voltage							
$V_{H_{on}}$		V_{H_x} UVLO turn-on threshold	-	8.6	9.1	9.6	V
$V_{H_{off}}$		V_{H_x} UVLO turn-off threshold	-	7.9	8.4	8.9	V
$V_{H_{hyst}}$		V_{H_x} UVLO hysteresis	-	600	750	950	mV
I_{QHU_A} I_{QHU_B}		VH undervoltage quiescent supply current	$V_H = 7\text{ V}$		1.3	1.8	mA
I_{QH_A} I_{QH_B}		V_{H_x} quiescent supply current	-		1.3	1.8	mA
I_{QHSBY_A} I_{QHSBY_B}		Standby V_{H_x} quiescent supply current	-		400	550	μA
SafeClp		GOFF active clamp	$I_{GOFF} = 0.2\text{ A}$ V_H floating		2	2.3	V
I_{QDD}		VDD quiescent supply current	-		1.8	2.4	mA
I_{QDDSBY}		Stand-by VDD quiescent supply current	Standby mode		40	80	μA
Logic inputs							
V_{il}	INA, INB, $\overline{SD}$, BRAKE	Low-level logic threshold voltage	-	$0.29 \cdot V_{DD}$	$0.33 \cdot V_{DD}$	$0.37 \cdot V_{DD}$	V
V_{ih}	INA, INB, $\overline{SD}$, BRAKE	High-level logic threshold voltage	-	$0.62 \cdot V_{DD}$	$0.66 \cdot V_{DD}$	$0.72 \cdot V_{DD}$	V
I_{logic_h}	INA, INB, $\overline{SD}$, BRAKE	Logic inputs high-level input bias current	$V_{logic} = 5\text{ V}$	33	50	70	μA
I_{logic_l}	INA, INB, $\overline{SD}$, BRAKE	Logic inputs low-level input bias current	$V_{logic} = 0\text{ V}$			1	μA
R_{pd}	INA, INB, $\overline{SD}$, BRAKE	Logic inputs pull-down resistor	-	70	100	150	k Ω
Interlocking							
iLOCKen	iLOCK	Interlocking enable voltage	-	$0.7 \cdot V_{DD}$			V

Symbol	Pin	Parameter	Test conditions	Min.	Typ.	Max.	Unit
iLOCK_l	iLOCK	iLOCK low-level bias current	iLOCK = GND	35	55	75	μA
iLOCK_h	iLOCK	iLOCK high-level bias current	iLOCK = VDD			1	μA
iLOCK_pu	iLOCK	iLOCK pull-up resistor	-	66	90	142	kΩ
Driver buffer section							
I _{GON}		Source short-circuit current	T _J = 25 °C		4		A
			T _J = -40 / +125 °C ⁽²⁾	3		5	
V _{GONH}		Source output high-level voltage	I _{GON} = 100 mA	VH-0.15	VH-0.125		V
R _{GON}		Source R _{DS_ON}	I _{GON} = 100 mA		1.25	1.5	Ω
I _{GOFF}		Sink short-circuit current	T _J = 25 °C		4		A
			T _J = -40 / +125 °C ⁽²⁾	3		5.5	
V _{GOFFL}		Sink output low-level voltage	I _{GOFF} = 100 mA		110	120	mV
R _{GOFF}		Sink R _{DS_ON}	I _{GOFF} = 100 mA		1.1	1.2	Ω
Miller Clamp							
V _{CLAMPth}		CLAMP voltage threshold	V _{CLAMP} vs. GNDISO	1.3	2	2.6	V
I _{CLAMP}		CLAMP short-circuit current	V _{CLAMP} = 15 V				A
			T _J = 25 °C		4		
			T _J = -40 ÷ +125 °C ⁽²⁾	2		5	
V _{CLAMP_L}		CLAMP low-level output voltage	I _{CLAMP} = 100 mA		96	115	mV
R _{CLAMP}		CLAMP R _{DS_ON}	I _{CLAMP} = 100 mA		0.96	1.15	Ω
Overtemperature protection							
T _{SD}		Shutdown temperature ⁽²⁾	-	170			°C
T _{hys}		Temperature hysteresis ⁽²⁾	-		20		°C
Standby							
t _{STBY}		Standby time	See Section 6.3	200	280	500	μs
t _{WUP}		Wake-up time	See Section 6.3	10	20	35	μs
t _{awake}		Wake-up delay	See Section 6.3	90	140	200	μs
t _{stbyfilt}		Standby filter	See Section 6.3	200	280	800	ns

1. $MT = \max (|t_{Don(A)} - t_{Don(B)}|, |t_{Doff(A)} - t_{Doff(B)}|, |t_{Doff(A)} - t_{Don(B)}|, |t_{Doff(B)} - t_{Don(A)}|)$.
2. Characterization data, not tested in production.

5 Isolation

Table 6. Isolation and safety specifications



Symbol	Parameter	Test Conditions	Value	Unit
General				
CLR	Clearance (Minimum external air Gap)	Measured from input terminals to output terminals, shortest distance trough air	8	mm
CPG	Creepage (Minimum External Tracking)	Measured from input terminals to output terminals, shortest distance path along body	8	mm
CTI	Comparative Tracking Index (Tracking Resistance)	IEC 60112	≥ 400	V
-	Material Group	According to IEC 60664-1	II	-
-	Overvoltage Category per IEC 60664-1	Rated mains voltages ≤ 150 V _{RMS}	I - IV	-
		Rated mains voltages ≤ 300 V _{RMS}	I - III	-
		Rated mains voltages ≤ 600 V _{RMS}	I - II	-
		Rated mains voltages ≤ 1000 V _{RMS}	I	-
DIN EN IEC 60747-17 (VDE 0884-17)				
V _{IORM}	Maximum Repetitive Isolation Voltage	AC voltage	1200	V _{PEAK}
V _{IOWM}	Maximum Working Isolation Voltage	AC voltage (sinewave)	850	V _{RMS}
		DC voltage	1200	V _{PEAK}
V _{PR}	Partial Discharge test voltage	Method a, Type and sample test t _m = 10 s Partial discharge < 5 pC	1920	V _{PEAK}
		Method b1, 100% Production test t _m = 1 s Partial discharge < 5 pC	2250	V _{PEAK}
V _{IOTM}	Maximum Transient Isolation Voltage	Method a, Type and sample test t _{ini} = 60 s	5000	V _{PEAK}
V _{IOTM,test}	Transient Isolation Voltage test	Method b1, 100% Production test V _{IOTM,test} = V _{IOTM} × 1.2, t _{ini} = 1 s	6000	V _{PEAK}
V _{IMP}	Maximum Impulse Voltage	Type test; Tested in air 1.2/50 μs waveform per IEC 62368-1	4600	V _{PEAK}
V _{IOSM}	Maximum Surge isolation Voltage	Type test; Tested in oil 1.2/50 μs waveform per IEC 62368-1 V _{IOSM} ≥ V _{IMP} × 1.3	6000	V _{PEAK}
R _{IO}	isolation Resistance	Type test; V _{IO} = 500 V T _{amb} = 25 °C	> 10 ¹²	Ω
		Type and Sample test; V _{IO} = 500 V T _{amb,max} = 125 °C	> 10 ¹¹	
		Type and Sample test; V _{IO} = 500 V T _{amb} = T _{stg} = 150 °C	> 10 ⁹	
IEC 60747-17 certified for basic insulation. Certification number 40057398.				

Symbol	Parameter	Test Conditions	Value	Unit
UL-1577				
V_{ISO}	Isolation Withstand voltage	60 s; Type test	3540 / 5000	V_{RMS} / V_{PEAK}
$V_{ISO, test}$	Isolation Voltage test	1 s; 100% production	4240 / 6000	V_{RMS} / V_{PEAK}
Recognized under the UL 1577 Component Recognition Program - file number E362869				

Table 7. Safety limits

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
T_S	Safety temperature	-			150	°C
P_{SI}	Maximum input power dissipation	$R_{th(JA)} = 52 \text{ }^{\circ}\text{C/W}$ $T_{amb} = 25 \text{ }^{\circ}\text{C}, T_J = 150 \text{ }^{\circ}\text{C}$ $VDD = 5.5 \text{ V}$			30	mW
P_{SO}	Maximum output power dissipation	$R_{th(JA)} = 52 \text{ }^{\circ}\text{C/W}$ $T_{amb} = 25 \text{ }^{\circ}\text{C}, T_J = 150 \text{ }^{\circ}\text{C}$			1.18	W
		Driver A Driver B			1.18	
I_{SI}	Maximum input current	$R_{th(JA)} = 52 \text{ }^{\circ}\text{C/W}$ $T_{amb} = 25 \text{ }^{\circ}\text{C}, T_J = 150 \text{ }^{\circ}\text{C}$ $VDD = 5.5 \text{ V}$			5.44	mA
I_{SO}	Maximum output current	$R_{th(JA)} = 52 \text{ }^{\circ}\text{C/W}$ $T_{amb} = 25 \text{ }^{\circ}\text{C}, T_J = 150 \text{ }^{\circ}\text{C}$ $VH-GNDISO = 26 \text{ V}$	Driver A Driver B		45.6	mA
		$R_{th(JA)} = 52 \text{ }^{\circ}\text{C/W}$ $T_{amb} = 25 \text{ }^{\circ}\text{C}, T_J = 150 \text{ }^{\circ}\text{C}$ $VH-GNDISO = 15 \text{ V}$	Driver A Driver B		79.1	

Safety limitations are aimed at minimizing potential damage to the isolation barrier upon failure of input or output circuitry. Without current limiting, excessive power dissipation might damage the die and the isolation barrier consequently. The maximum limits of P_S and I_S should not be exceeded. These limits vary with the ambient temperature T_{amb} , according to the related derating curves.


Figure 3. Thermal derating curve for safety-related limiting power

Figure 4. Thermal derating curve for safety-related limiting current


6 Functional description

6.1 Gate driving power supply and UVLO

The STGAP2HD is a flexible and compact gate driver with 4 A output current and rail-to-rail outputs. The device allows to implement either unipolar or bipolar gate driving.

Figure 5. Power supply configuration for unipolar and bipolar gate driving



Undervoltage protection is available on VH_x supply pin. A fixed hysteresis sets the turn-off threshold, thus avoiding intermittent operation.

When VH_x voltage goes below the VH_{off} threshold, the output buffer goes into “safe state”. When VH_x voltage reaches the VH_{on} threshold, the device returns to normal operation and sets the output according to actual input pins status.

The VDD and VH_x supply pins must be properly filtered with local bypass capacitors. The use of capacitors with different values in parallel provides both local storage for impulsive current supply and high-frequency filtering. The best filtering is obtained by using low-ESR SMT ceramic capacitors, which are therefore recommended. A 100 nF ceramic capacitor must be placed as close as possible to each supply pin, and a second bypass capacitor with value in the range between 1 μ F and 10 μ F should be placed close to it.

6.2 Power-up, power-down and ‘safe state’

The following conditions define the “safe state”:

- GOFF = ON state
- GON = high impedance

Such conditions are maintained at power-up of the isolated side ($VH_x < VH_{on}$) and during whole device power-down phase ($VH < VH_{off}$), regardless of the value of the input pins.

The device integrates a structure which clamps the driver output to a voltage not higher than SafeClp when VH voltage is not high enough to actively turn the internal GOFF MOSFET on. If VH_x positive supply pin is floating or not supplied, the GOFF pin is therefore clamped to a voltage smaller than SafeClp.

If the supply voltage VDD of the control section of the device is not supplied, the output is put in safe state, and remains in such condition until the VDD voltage returns within operative conditions.

After power-up of both isolated and low voltage side the device output state depends on the input pins' status.

6.3 Control Inputs

The device is controlled through the following logic inputs:

- $\overline{\text{SD}}$: active low shutdown input;
- $\overline{\text{BRAKE}}$: active low brake input;
- INA, INB: active high logic inputs for channel A and channel B driver outputs;
- iLOCK: used to enable or disable the interlocking protection.

The operation of the driver IOs is described in Table 8.

Table 8. Inputs truth table (applicable when device is not in UVLO or "safe state")

	Input pins ⁽¹⁾					Output pins	
	iLOCK	SD	BRAKE	INA	INB	GOUT_A	GOUT_B
	X	L	X	X	X	Low	Low
	X	H	L	X	X	Low	HIGH
	X	H	H	L	L	Low	Low
	X	H	H	H	L	HIGH	Low
	X	H	H	L	H	Low	HIGH
Interlocking	VDD	H	H	H	H	Low	Low
	GND	H	H	H	H	HIGH	HIGH

1. X: Don't care.

A deglitch filter allows input signals with duration shorter than t_{deglitch} to be ignored, thereby preventing noise spikes potentially present in the application from generating unwanted commutations.

6.4 Watchdog

The isolated HV side has a watchdog function in order to identify when it is not able to communicate with LV side, for example because the VDD of the LV side is not supplied. In this case the output of the driver is forced in "safe state" until communication link is properly established again.

6.5 Thermal shutdown protection

The device provides a thermal shutdown protection. When junction temperature reaches the T_{SD} temperature threshold, the device is forced in "safe state". The device operation is restored as soon as the junction temperature is lower than ' $T_{\text{SD}} - T_{\text{hys}}$ '.

7 Typical application diagram

Figure 7. Typical application diagram – half-bridge configuration





Figure 8. Typical application diagram – half-bridge configuration with negative gate driving



8 Layout

8.1 Layout guidelines and considerations


In order to optimize the PCB layout, the following considerations should be taken into account:

- SMD ceramic capacitors (or different types of low-ESR and low-ESL capacitors) must be placed close to each supply rail pin. A 100 nF capacitor must be placed between VDD and GND and between VH_x and GNDISO_x, as close as possible to device pins, in order to filter high-frequency noise and spikes. In order to provide local storage for pulsed current a second capacitor with value in the range between 1 μ F and 10 μ F should also be placed close to the supply pins.
 - As a good practice it is suggested to add filtering capacitors close to logic inputs of the device (INA, INB, BRAKE, SD), in particular for fast switching or noisy applications.
- The power transistors must be placed as close as possible to the gate driver, so to minimize the gate loop area and inductance that might bring about noise or ringing.
- To avoid degradation of the isolation between the primary and secondary side of the driver, there should not be any trace or conductive area below the driver.
- If the system has multiple layers, it is recommended to connect the VH_x and GNDISO_x pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity.

8.2 Layout example

An example of STGAP2HD suggested half-bridge with negative gate driving PCB layout is shown in Figure 9; the main signals have been highlighted by different colors. It is recommended to follow this example for proper positioning and connection of filtering capacitors.

Figure 9. Suggested PCB layout for half-bridge configuration with negative driving voltage



9 Testing and characterization information

Figure 10. Timings definition





Figure 11. CMTI test circuit



10 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.


10.1 SO-36W package information

Table 9. SO-36W package dimensions

Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.


Dim.	mm		
	Min.	Typ.	Max.
A			2.65
A1	0.1		0.3
b	0.25		0.35
c	0.20		0.33
D	15.20		15.60
E1	7.4		7.6
E	10.05		10.65
e		0.80	
e1		4.00	
L	0.61		0.91
h	0.25		0.75
θ	0°		8°
aaa		0.25	
bbb		0.25	
ccc		0.10	

Figure 12. SO-36W package outline



11 Suggested land pattern

Figure 13. SO-36W suggested land pattern



12 Ordering information

Table 10. Device summary

Order code	Output configuration	Package marking	Package	Packing
STGAP2HDM	Separated outputs and Miller CLAMP	GAP2HDM	SO-36W	Tube
STGAP2HDMT R	Separated outputs and Miller CLAMP	GAP2HDM	SO-36W	Tape and Reel

Revision history

Table 11. Document revision history

Date	Version	Changes
18-Oct-2021	1	Initial release.
29-Sep-2022	2	Added UL file certification
27-Jan-2026	3	Added IEC 60747-17 certification: updated Section Features and Section 5 . Updated Table 2 (T_{stg} symbol), Table 4 (added T_{amb}).

Contents

1	Block diagram	3
2	Pin description and connection diagram	4
3	Electrical data	5
3.1	Absolute maximum ratings	5
3.2	Thermal data	5
3.3	Recommended operating conditions	5
4	Electrical characteristics	7
5	Isolation	9
6	Functional description	11
6.1	Gate driving power supply and UVLO	11
6.2	Power-up, power-down and 'safe state'	11
6.3	Control Inputs	12
6.4	Watchdog	12
6.5	Thermal shutdown protection	12
6.6	Standby function	13
6.7	Interlocking function	13
7	Typical application diagram	14
8	Layout	15
8.1	Layout guidelines and considerations	15
8.2	Layout example	15
9	Testing and characterization information	16
10	Package information	17
10.1	SO-36W package information	17
11	Suggested land pattern	19
12	Ordering information	20
	Revision history	21
	List of tables	23
	List of figures	24

List of tables

Table 1.	Pin description	4
Table 2.	Absolute maximum ratings	5
Table 3.	Thermal data	5
Table 4.	Recommended operating conditions	5
Table 5.	Electrical characteristics	7
Table 6.	Isolation and safety specifications	9
Table 7.	Safety limits	10
Table 8.	Inputs truth table (applicable when device is not in UVLO or "safe state")	12
Table 9.	SO-36W package dimensions	17
Table 10.	Device summary	20
Table 11.	Document revision history	21

List of figures

Figure 1.	Block diagram	3
Figure 2.	Pin connection (top view)	4
Figure 3.	Thermal derating curve for safety-related limiting power	10
Figure 4.	Thermal derating curve for safety-related limiting current	10
Figure 5.	Power supply configuration for unipolar and bipolar gate driving	11
Figure 6.	Standby state sequences	13
Figure 7.	Typical application diagram – half-bridge configuration	14
Figure 8.	Typical application diagram – half-bridge configuration with negative gate driving	14
Figure 9.	Suggested PCB layout for half-bridge configuration with negative driving voltage	15
Figure 10.	Timings definition	16
Figure 11.	CMTI test circuit	16
Figure 12.	SO-36W package outline	18
Figure 13.	SO-36W suggested land pattern	19

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved